

QUAD COMPARATOR INTERFACE CIRCUIT

- MINIMUM HYSTERESIS VOLTAGE AT EACH INPUT : 0.3 V
- OUTPUT CURRENT : 15 mA
- LARGE SUPPLY VOLTAGE RANGE : + 10 V to + 35 V
- INTERNAL THERMAL PROTECTION
- INPUT AND OUTPUT CLAMPING PROTECTION DIODES.

The ESM1600B can operate in a wide supply voltage range (standard operational amplifier ± 15 V supply or single + 12 V or + 24 V supplies used in industrial electronic sets).

Moreover, internal thermal protection circuitry cuts out the output current of the four comparators when power dissipation becomes excessive.

DESCRIPTION

The ESM1600B is a quadruple comparator intended to provide an interface between signal processing and transmitting lines in very noisy industrial surroundings.


Output of each comparator, used as line driver, supplies a constant current (PNP output stage) and is specially well protected against powerful overvoltages. The open collector output circuit allows the connection of several comparators to a single transmitting line.

The ESM1600B can operate as receiver on a line transmitting noisy high-voltage signals. Hysteresis effect, internally implemented on inputs of each comparator provides an excellent noise immunity. In addition, each input is also protected against overvoltages.

DIP-14/2
(Plastic)




SO16J



ORDER CODES : ESM1600B (DIP-14)
ESM1600BFP (SO16J)


PIN CONNECTIONS (top view)

DIP-14



- 1 - Inverting input 1
- 2 - Non-inverting input 1
- 3 - Output 1
- 4 - Non-inverting input 2
- 5 - Inverting input 2
- 6 - Output 2
- 7 - GND
- 8 - Output 3
- 9 - Inverting input 3
- 10 - Non-inverting input 3
- 11 - Output 4
- 12 - Non-inverting input 4
- 13 - Inverting input 4
- 14 - V_{CC}

SO16J




- 1 - Inverting input 1
- 2 - Non-inverting input 1
- 3 - Output 1
- 4 - Non-inverting input 2
- 5 - Inverting input 2
- 6 - Output 2
- 7 - GND
- 8 - N.C.
- 9 - N.C.
- 10 - Output 3
- 11 - Inverting input 3
- 12 - Non-inverting input 3
- 13 - Output 4
- 14 - Non-inverting input 4
- 15 - Inverting input 4
- 16 - V_{CC}

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	45	V
V_{ID}	Differential Input Voltage	45	V
V_I	Input Voltage	- 0.7 to + 45	V
$I_{O(max)}$	Output Current	Internally Limited	mA
P_{tot}	Power Dissipation	Internally Limited	W
T_{op}	Operating Ambient Temperature Range	- 25 to + 85	°C
T_{stg}	Storage Temperature Range	- 40 to + 150	°C


SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS $V_{CC} = + 35 \text{ V}$, $- 25 \text{ }^\circ\text{C} \leq T_{amb} \leq + 85 \text{ }^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Value			Unit	Fig.
		Min.	Typ.	Max.		
V_I^+ V_I^-	Input Voltage Range - Note 1 Non-inverting Input Inverting Input	0 2	- -	33 33	V	-
V_C	Input Control Voltage ($2 \text{ V} < V_{CM} < 33 \text{ V}$) - Note 2	150	-	500	mV	1
I_{IB}	Input Bias Current - Note 3	-	1	5	μA	-
I_{SC}	Short-circuit Output Current $V_{CC} = + 10 \text{ to } + 35 \text{ V}$	6	-	25	mA	2
$V_{CC}-V_O$	Output Saturation Voltage (high level) - ($I_O = - 10 \text{ mA}$)	-	1	1.5	V	3
I_{OL} I_{OH}	Output Off-state Current ($V_I^+ = 2 \text{ V}$, $V_I^- = 33 \text{ V}$)	-	1	5	μA	4
I_{CC}	Supply Current $R_L = \infty$ for the 4 Comparators R_L Common for the 4 Comparators	-	3 9	5 12	mA	5
S_{VO}	Output Slew-rate ($R_L = 3 \text{ k}\Omega$, $T_{amb} = + 25 \text{ }^\circ\text{C}$)	1	-	-	$\text{V}/\mu\text{s}$	-
V_F	Input Protective Diode Forward Voltage ($I = 20 \text{ mA}$, $T_{amb} = + 25 \text{ }^\circ\text{C}$)	-	-	1.5	V	-
-	Energy of Pulses against which Circuit Output is Protected. ($T_{amb} = + 25 \text{ }^\circ\text{C}$) - Note 4	-	-	20	mJ	-
-	Pulsed Current Applied to Protective Output Diodes ($T_{amb} = + 25 \text{ }^\circ\text{C}$) - Note 5	-	0.4	-	A	6

- Notes :**
- When negative input is biased between 0 and 2 volts output is always low.
 - Comparator hysteresis voltage on positive input on the one hand and negative input on the other hand equals sum of input control voltages $V_{C1} + V_{C2}$ or $V_{C3} + V_{C4}$.
 - Input current flows out of the circuit owing to PNP input stage. This current is constant and independent of output level. So no load change is transmitted to inputs.
 - By definition, a circuit is immunized against powerful signals when no durable characteristic change occurs after the application of these signals and when the circuit has not been destroyed. In industrial surroundings, parasitic signals contain usually high voltage (over 200 V) AC harmonics having variable impedance of 500Ω to $10 \text{ k}\Omega$. The power dissipation of these signals is divided between clamping diodes and the V_{CC} . Simulation is used to determine the maximum energy level. The injected current value cannot in any case exceed 3 A.
 - Output protective diodes are tested individually by means of positive and negative discharge voltages of a capacitor. The negative discharge control occurs through a single diode. During positive discharge, due to the properties of integration, a grounded collector PNP transistor appears in parallel with the clamping diode connected to V_{CC} . A part of the current flows through this transistor, V_{CE} being greater than V_{CC} . If T is the total discharge duration, energy dissipated in the circuit is :



$$W = \int_0^T [i_1 \cdot v_d + i_2 (V_{CC} - v_d)] dt$$

For a certain injected current, the lower the current i_2 , that is to say the lower the PNP current gain the smaller the energy is dissipated in the circuit. Topology and technological processes have been chosen to shorten this current gain.

Figure 1: Input bias current




Figure 2: Output saturation voltage




Figure 3: Output saturation voltage





Figure 4: Short circuit current



TYPICAL APPLICATIONS

Figure 5 : Conversion of DTL, TTL, MOS Signals on a Transmitting Line.





Figure 6 : Reception of Highly Noisy Signals.



TEST CIRCUIT

Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13 : Response Time.

