


## EXTENDED TEMPERATURE RANGE SERIAL INTERFACE CODEC/FILTER

- - 40 °C TO + 85 °C OPERATION
- COMPLETE CODEC AND FILTERING SYSTEM (COMBO) INCLUDING :
  - Transmit high-pass and low-pass filtering
  - Receive low-pass filter with sin x/x correction
  - Active RC noise filters
  - A-law or  $\mu$ -law compatible COder and DECOder
  - Internal precision voltage reference
  - Serial I/O interface
  - Internal auto-zero circuitry
- A-LAW, 16-PINS - ETC5057
- $\mu$ -LAW WITHOUT SIGNALING, 16-PINS - ETC5054
- MEETS OR EXCEEDS ALL D3/D4 AND CCITT SPECIFICATIONS
- $\pm 5$  V OPERATION
- LOW OPERATING POWER - TYPICALLY 60 mW
- POWER-DOWN STANDBY - TYPICALLY 3 mW
- AUTOMATIC POWER-DOWN
- TTL OR CMOS COMPATIBLE DIGITAL INTERFACES
- MAXIMIZES LINE INTERFACE CARD CIRCUIT DENSITY
- SECOND SOURCE OF TP3057, TP3054

power amplifier capable of driving low impedance loads. The devices require 1.536 MHz, 1.544 MHz, or 2.048 MHz transmit and receive master clocks, which may be asynchronous, transmit and receive bit clocks which may vary from 64 kHz to 2.048 MHz, and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.



**DIP16**  
(Ceramic)

**ORDER CODES : ETC5057J-X**  
ETC5054J-X

### DESCRIPTION

The ETC5057/ETC5054 family consists of A-law and  $\mu$ -law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in figure 1, and a serial PCM interface. The devices are fabricated using double-poly CMOS process.

The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded A-law or  $\mu$ -law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded A-law or  $\mu$ -law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz and is followed by a single-ended

### PIN CONNECTION





Figure 1 : Block Diagram.



## PIN DESCRIPTION

Name	Pin Type*	N°	Function	Description
V <sub>BB</sub>	S	1	Negative Power Supply	V <sub>BB</sub> = - 5 ± 5 %
GND <sub>A</sub>	GND	2	Analog Ground	All signals are referenced to this pin.
VF <sub>R</sub> O	O	3	Receiver Filter Output	Analog Output of the Receive Filter
V <sub>CC</sub>	S	4	Positive Power Supply	V <sub>CC</sub> = + 5 ± 5 %
FS <sub>R</sub>	I	5	Receive Frame Sync Pulse	Enable BCLK <sub>R</sub> to shift PCM data into D <sub>R</sub> . FS <sub>R</sub> is an 8 kHz pulse train. See figures 2,3 and 4 for timing details.
D <sub>R</sub>	I	6	Receive Data Input	PCM data is shifted into D <sub>R</sub> following the FS <sub>R</sub> leading edge.
BCLK <sub>R</sub> /CLKSEL	I	7	Shift-in Clock	Shifts data into DR after the FS <sub>R</sub> leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK <sub>X</sub> is used for both transmit and receive directions (see table 1). This input has an internal pull-up.
MCLK <sub>R</sub> /PDN	I	8	Receive Master Clock	Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK <sub>X</sub> , but should be synchronous with MCLK <sub>X</sub> for best performance. When MCLK <sub>R</sub> is connected continuously low, MCLK <sub>X</sub> is selected for all internal timing when MCLK <sub>R</sub> is connected continuously high, the device is powered down.
MCLK <sub>X</sub>	I	9	Transmit Master Clock	Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK <sub>R</sub> .
FS <sub>X</sub>	I	12	Transmit Frame Sync Pulse	Enables BCLK <sub>X</sub> to shift out the PCM data on D <sub>X</sub> . FS <sub>X</sub> is an 8 kHz pulse train. See figures 2, 3 and 4 for timing details.
BCLK <sub>X</sub>	I	10	Shift out Clock	Shifts out the PCM data on D <sub>X</sub> . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK <sub>X</sub> .
D <sub>X</sub>	O	11	Transmit Data Output	The TRI-STATE® PCM data output which is enabled by FS <sub>X</sub> .
TS <sub>X</sub>	O	13	Transmit Time Slot	Open drain output which pulses low during the encoder time slot. Must be grounded if not used.
GS <sub>X</sub>	O	14	Gain Set	Analog output of the transmit input amplifier. Used to set gain externally.
VF <sub>XI</sub> <sup>-</sup>	I	15	Inverting Amplifier Input	Inverting input of the transmit input amplifier.
VF <sub>XI</sub> <sup>+</sup>	I	16	Non-inverting Amplifier Input	Non-inverting input of the transmit input amplifier.

\* I : Input, o : Output, S : Power Supply.

TRI-STATE ® is a trademark of National Semiconductor Corp.

## FUNCTIONAL DESCRIPTION

### POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into the power-down mode. All non-essential circuits are deactivated and the  $D_X$  and  $VF_{RO}$  outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the  $MCLK_R/PDN$  pin and  $FS_X$  and/or  $FS_R$  pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the  $MCLK_R/PDN$  pin high; the alternative is to hold both  $FS_X$  and  $FS_R$  inputs continuously low. The device will power-down approximately 2 ms after the last  $FS_X$  or  $FS_R$  pulse. Power-up will occur on the first  $FS_X$  or  $FS_R$  pulse. The TRI-STATE PCM data output,  $D_X$ , will remain in the high impedance state until the second  $FS_X$  pulse.

### SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to  $MCLK_X$  and the  $MCLK_R/PDN$  pin can be used as a power-down control. A low level on  $MCLK_R/PDN$  powers up the device and a high level powers down the device. In either case,  $MCLK_X$  will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to  $BCLK_X$  and the  $BCLK_R/CLKSEL$  can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193 rd clock pulse each frame. With a fixed level on the  $BCLK_R/CLKSEL$  pin,  $BCLK_X$  will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of  $BCLK_R/CLKSEL$ . In this synchronous mode, the bit clock,  $BCLK_X$ , may be from 64 kHz to 2.048 MHz, but must be synchronous with  $MCLK_X$ .

**Table 1.** Selection of Master Clock Frequencies.

BCLK <sub>R</sub> /CLKSEL	Master Clock Frequency Selected	
	ETC 5057	ETC 5054
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz
0	1.536 MHz or 1.544 MHz	2.048 MHz
1 (or open circuit)	2.048 MHz	1.536 MHz or 1.544 MHz

Each  $FS_X$  pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled  $D_X$  output on the positive edge of  $BCLK_X$ . After 8 bit clock periods, the TRI-STATE  $D_X$  output is returned to a high impedance state. With an  $FS_R$  pulse, PCM data is latched via the  $D_R$  input on the negative edge of  $BCLK_X$  (or  $BCLK_R$  if running).  $FS_X$  and  $FS_R$  must be synchronous with  $MCLK_X/R$ .

### ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied.  $MCLK_X$  and  $MCLK_R$  must be 2.048 MHz for the ETC5057, or 1.536 MHz, 1.544 MHz for the ETC5054, and need not be synchronous. For best transmission performance, however,  $MCLK_R$  should be synchronous with  $MCLK_X$ , which is easily achieved by applying only static logic levels to the  $MCLK_R/PDN$  pin. This will automatically connect  $MCLK_X$  to all internal  $MCLK_R$  functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193 rd clock pulse each frame.  $FS_X$  starts each encoding cycle and must be synchronous with  $MCLK_X$  and  $BCLK_X$ .  $FS_R$  starts each decoding cycle and must be synchronous with  $BCLK_R$ .  $BCLK_R$  must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode.  $BCLK_X$  and  $BCLK_R$  may operate from 64 kHz to 2.048 MHz.

### SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses,  $FS_X$  and  $FS_R$ , must be one bit clock period long, with timing relationships specified in figure 3. With  $FS_X$  high during a falling edge of  $BCLK_X$ , the next rising edge of  $BCLK_X$  enables the  $D_X$  TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the  $D_X$  output. With  $FS_R$  high during a falling edge of  $BCLK_R$  ( $BCLK_X$  in synchronous mode), the next falling edge of  $BCLK_R$  latches in the sign bit. The following seven falling edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

### LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses,  $FS_X$  and  $FS_R$ , must be three or more bit clock periods long, with timing relationships specified in figure 4. Based on the transmit frame sync,  $FS_X$ , the

COMBO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns (See Fig. 2). The  $D_X$  TRI-STATE output buffer is enabled with the rising edge of  $FS_X$  or the rising edge of  $BCLK_X$ , whichever comes later, and the first bit clocked out is the sign bit. The following seven  $BCLK_X$  rising edges clock out the remaining seven bits. The  $D_X$  output is disabled by the falling  $BCLK_X$  edge following the eighth rising edge, or by  $FS_X$  going low, whichever comes later. A rising edge on the receive frame sync pulse,  $FS_R$ , will cause the PCM data at  $D_R$  to be latched in on the next eight falling edges of  $BCLK_R$  ( $BCLK_X$  in synchronous mode).

Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

#### TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see figure 5. The low noise and wide band-width allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to A-law (ETC5057) or  $\mu$ -law (ETC5054) coding conventions. A precision voltage reference is

trimmed in manufacturing to provide an input overload ( $t_{MAX}$ ) of nominally 2.5 V peak (see table of Transmission Characteristics). The  $FS_X$  frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through  $D_X$  at the next  $FS_X$  pulse. The total encoding delay will be approximately 165  $\mu$ s (due to the transmit filter) plus 125  $\mu$ s (due to encoding delay), which totals 290  $\mu$ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

#### RECEIVE SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (ETC5057) or  $\mu$ -law (ETC5054) and the 5th order low pass filter corrects for the  $\sin x/x$  attenuation due to the 8 kHz sample and hold. The filter is then followed by a 2nd order RC active post-filter and power amplifier capable of driving a 600  $\Omega$  load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurrence of  $FS_R$ , the data at the  $D_R$  input is clocked in on the falling edge of the next eight  $BCLK_R$  ( $BCLK_X$ ) periods. At the end of the decoder time slot, the decoding cycle begins, and 10  $\mu$ s later the decoder DAC output is updated. The total decoder delay is  $\sim$  10  $\mu$ s (decoder update) plus 110  $\mu$ s (filter delay) plus 62.5  $\mu$ s (1/2 frame), which gives approximately 180  $\mu$ s.

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	$V_{CC}$ to GNDA	7	V
$V_{BB}$	$V_{BB}$ to GNDA	-7	V
$V_{IN}, V_{OUT}$	Voltage at Any Analog Input or Output	$V_{CC} + 0.3$ to $V_{BB} - 0.3$	V
	Voltage at Any Digital Input or Output	$V_{CC} + 0.3$ to GNDA - 0.3	V
$T_{oper}$	Operating Temperature Range	-40 to +125	$^{\circ}$ C
$T_{sig}$	Storage Temperature Range	-55 to +150	$^{\circ}$ C
	Lead Temperature (soldering, 10 seconds)	300	$^{\circ}$ C

**ELECTRICAL CHARACTERISTICS**

$V_{CC} = 5.0 \text{ V} \pm 5 \%$ ,  $V_{BB} = -5 \text{ V} \pm 5 \%$ ,  $G_NDA = 0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $85 \text{ }^\circ\text{C}$  (unless otherwise noted) ; Typical characteristics specified at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{BB} = -5.0 \text{ V}$ ,  $T_A = 25 \text{ }^\circ\text{C}$  ; all signals are referenced to  $G_NDA$ .

**DIGITAL INTERFACE**

Symbol	Parameter	Min.	Typ.	Max.	Unit	
$V_{IL}$	Input Low Voltage	-	-	0.6	V	
$V_{IH}$	Input High Voltage	2.2	-	-	V	
$V_{OL}$	Output Low Voltage				V	
	$I_L = 3.2 \text{ mA}$ $I_L = 3.2 \text{ mA}$ , Open Drain	$\frac{D_X}{TS_X}$	-	-	0.4 0.4	
$V_{OH}$	Output High Voltage				V	
	$I_H = -3.2 \text{ mA}$	$D_X$	2.4	-	-	
$I_{IL}$	Input Low Current ( $G_NDA \leq V_{IN} \leq V_{IL}$ , all digital inputs)	-10	-	10	$\mu\text{A}$	
$I_{IH}$	Input High Current ( $V_{IH} \leq V_{IN} \leq V_{CC}$ ) except BCLK <sub>R</sub> /CLKSEL	-10	-	10	$\mu\text{A}$	
$I_{OZ}$	Output Current in High Impedance State (TRI-STATE) ( $G_NDA \leq V_O \leq V_{CC}$ )	$D_X$	-10	-	10	$\mu\text{A}$

**ANALOG INTERFACE WITH TRANSMIT INPUT AMPLIFIER (all devices)**

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{IXA}$	Input Leakage Current ( $-2.5 \text{ V} \leq V \leq +2.5 \text{ V}$ ) $VF_{X1}^+$ or $VF_{X1}^-$	-200	-	200	nA
$R_{IXA}$	Input Resistance ( $-2.5 \text{ V} \leq V \leq +2.5 \text{ V}$ ) $VF_{X1}^+$ or $VF_{X1}^-$	10	-	-	M $\Omega$
$R_{OXA}$	Output Resistance (closed loop, unity gain)	-	1	3	$\Omega$
$R_{LXA}$	Load Resistance	$GS_X$	10	-	k $\Omega$
$C_{LXA}$	Load Capacitance	$GS_X$	-	-	pF
$V_{OXA}$	Output Dynamic Range ( $R_L \geq 10 \text{ k}\Omega$ )	$GS_X$	$\pm 2.8$	-	V
$A_{VXA}$	Voltage Gain ( $VF_{X1}^+$ to $GS_X$ )	5000	-	-	V/V
$F_{UXA}$	Unity Gain Bandwidth	1	2	-	MHz
$V_{OSXA}$	Offset Voltage	-20	-	20	mV
$V_{CMXA}$	Common-mode Voltage	-2.5	-	2.5	V
CMRR <sub>XA</sub>	Common-mode Rejection Ratio	60	-	-	dB
PSRR <sub>XA</sub>	Power Supply Rejection Ratio	60	-	-	dB

**ANALOG INTERFACE WITH RECEIVE FILTER (all devices)**

Symbol	Parameter	Min.	Typ.	Max.	Unit	
$R_{ORF}$	Output Resistance	$VF_{RO}$	-	1	3	$\Omega$
$R_{LRF}$	Load Resistance ( $VF_{RO} = \pm 2.5 \text{ V}$ )	600	-	-	$\Omega$	
$C_{LRF}$	Load Capacitance	-	-	500	pF	
$V_{OSRO}$	Output DC Offset Voltage	-200	-	200	mV	

## ELECTRICAL CHARACTERISTICS (continued)

## POWER DISSIPATION (all devices)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC0}$	Power-down Current	–	0.5	–	mA
$I_{BB0}$	Power-down Current	–	0.05	0.4	mA
$I_{CC1}$	Active Current	–	6.0	11.0	mA
$I_{BB1}$	Active Current	–	6.0	11.0	mA

## TIMING SPECIFICATIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
$1/f_{PM}$	Frequency of Master Clocks Depends on the device used and the BCLK <sub>R</sub> /CLKSEL pin. MCLK <sub>X</sub> and MCLK <sub>R</sub>	–	1.536	–	MHz
$t_{WMH}$	Width of Master Clock High MCLK <sub>X</sub> and MCLK <sub>R</sub>	160	–	–	ns
$t_{WML}$	Width of Master Clock Low MCLK <sub>X</sub> and MCLK <sub>R</sub>	160	–	–	ns
$t_{RM}$	Rise Time of Master Clock MCLK <sub>X</sub> and MCLK <sub>R</sub>	–	–	50	ns
$t_{FM}$	Fall Time of Master Clock MCLK <sub>X</sub> and MCLK <sub>R</sub>	–	–	50	ns
$t_{PB}$	Period of Bit Clock	485	488	15, 725	ns
$t_{WBH}$	Width of Bit Clock High ( $V_{IH} = 2.2$ V)	160	–	–	ns
$t_{WBL}$	Width of Bit Clock Low ( $V_{IL} = 0.6$ V)	160	–	–	ns
$t_{RB}$	Rise Time of Bit Clock ( $t_{PB} = 488$ ns)	–	–	50	ns
$t_{FB}$	Fall Time of Bit Clock ( $t_{PB} = 488$ ns)	–	–	50	ns
$t_{SBFM}$	Set-up Time from BCLK <sub>X</sub> High to MCLK <sub>X</sub> Falling Edge (first bit clock after the leading edge of FS <sub>X</sub> )	100	–	–	ns
$t_{HBF}$	Holding Time from Bit Clock Low to the Frame Sync (long frame only)	0	–	–	ns
$t_{SFB}$	Set-up Time from Frame Sync to Bit Clock Low (long frame only)	80	–	–	ns
$t_{HBF1}$	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (long frame only)	100	–	–	ns
$t_{DZF}$	Delay time to valid data from FS <sub>X</sub> or BCLK <sub>X</sub> , whichever comes later and delay time from FS <sub>X</sub> to data output disabled. ( $C_L = 0$ pF to 150 pF)	20	–	165	ns
$t_{DBD}$	Delay Time from BCLK <sub>X</sub> High to Data Valid (Load = 150 pF plus 2 LSTTL loads)	0	–	180	ns
$t_{DZC}$	Delay Time from BCLK <sub>X</sub> Low to Data Output Disabled	50	–	165	ns
$t_{SDB}$	Set-up Time from D <sub>R</sub> Valid to BCLK <sub>R/X</sub> Low	50	–	–	ns
$t_{HBD}$	Hold Time from BCLK <sub>R/X</sub> Low to D <sub>R</sub> Invalid	50	–	–	ns
$t_{HOLD}$	Holding Time from Bit Clock High to Frame Sync (short frame only)	0	–	–	ns

Note : For short frame sync timing FS<sub>X</sub> and FSR must go high while their respective bit clocks are high.

## TIMING SPECIFICATIONS (continued)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$t_{SF}$	Set-up Time from $FS_{X/R}$ to $BCLK_{X/R}$ Low (short frame sync pulse) - Note 1	80	-	-	ns
$t_{HF}$	Hold Time from $BCLK_{X/R}$ Low to $FS_{X/R}$ Low (short frame sync pulse) - Note 1	100	-	-	ns
$t_{XDP}$	Delay Time $TS_X$ Low (load = 150 pF plus 2 LSTTL loads)	-	-	140	ns
$t_{WFL}$	Minimum Width of the Frame Sync Pulse (low level) (64 k bit/s operating mode)	160	-	-	ns

Note : 1. For short frame sync timing  $FS_X$  and  $FS_R$  must go high while their respective bit clocks are high.

Figure 2 : 64 k bits/s TIMING DIAGRAM (see next page for complete timing).






Figure 3 : Short Frame Sync Timing.





Figure 4 : Long Frame Sync Timing.



## TRANSMISSION CHARACTERISTICS

(all devices)  $T_A = -40\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $V_{BB} = -5\text{ V} \pm 5\%$ ,  $G_{NDA} = 0\text{ V}$ ,  $f = 1.02\text{ kHz}$ ,  $V_{IN} = 0\text{ dBm0}$  transmit input amplifier connected for unity-gain non-inverting (unless otherwise specified).

## AMPLITUDE RESPONSE

Symbol	Parameter	Min.	Typ.	Max.	Unit
	Absolute Levels – Nominal 0 dBm0 level is 4 dBm (600 $\Omega$ ). 0 dBm0	–	1.2276	–	$V_{RMS}$
$t_{MAX}$	Max Overload Level 3.14 dBm0 (A LAW) 3.17 dBm0 (U LAW)	– –	2.492 2.501	– –	$V_{PK}$
$G_{XA}$	Transmit Gain, Absolute ( $T_A = 25\text{ }^{\circ}\text{C}$ , $V_{CC} = 5\text{ V}$ , $V_{BB} = -5\text{ V}$ ) Input at $GS_X = 0\text{ dBm0}$ at 1020 Hz	– 0.15	–	0.15	dB
$G_{XR}$	Transmit Gain, Relative to $G_{XA}$ $f = 16\text{ Hz}$ $f = 50\text{ Hz}$ $f = 60\text{ Hz}$ $f = 180\text{ Hz}$ $f = 200\text{ Hz}$ $f = 300\text{ Hz} - 3000\text{ Hz}$ $f = 3200\text{ Hz}$ $f = 3300\text{ Hz}$ $f = 3400\text{ Hz}$ $f = 4000\text{ Hz}$ $f = 4600\text{ Hz}$ and up, measure response from 0 Hz to 4000 Hz	– – – – 2.8 – 1.8 – 0.15 – 0.35 – 0.35 – 0.7 – –	– – – – – – – – – – –	– 40 – 30 – 26 – 0.2 – 0.1 0.15 0.20 0.05 0 – 14 – 32	dB
$G_{XAT}$	Absolute Transmit Gain Variation with Temperature	– 0.15	–	0.15	dB
$G_{XAV}$	Absolute Transmit Gain Variation with Supply Voltage ( $V_{CC} = 5\text{ V} \pm 5\%$ , $V_{BB} = -5\text{ V} \pm 5\%$ )	– 0.05	–	0.05	dB
$G_{XRL}$	Transmit Gain Variations with Level Sinusoidal Test Method Reference Level = – 10 dBm0 $VF_{X1}^+ = -40\text{ dBm0}$ to + 3 dBm0 $VF_{X1}^+ = -50\text{ dBm0}$ to – 40 dBm0 $VF_{X1}^+ = -55\text{ dBm0}$ to – 50 dBm0	– 0.2 – 0.4 – 1.2	– – –	0.2 0.4 1.2	dB
$G_{RA}$	Receive Gain, Absolute ( $T_A = 25\text{ }^{\circ}\text{C}$ , $V_{CC} = 5\text{ V}$ , $V_{BB} = -5\text{ V}$ ) Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	– 0.15	–	0.15	dB
$G_{RR}$	Receive Gain, Relative to $G_{RA}$ $f = 0\text{ Hz}$ to 3000 Hz $f = 3200\text{ Hz}$ $f = 3300\text{ Hz}$ $f = 3400\text{ Hz}$ $f = 4000\text{ Hz}$	– 0.15 – 0.35 – 0.35 – 0.7 –	– – – – –	0.15 0.2 0.05 0 – 14	dB
$G_{RAT}$	Absolute Receive Gain Variation with Temperature	–	–	$\pm 0.15$	dB
$G_{RAV}$	Absolute Receive Gain Variation with Supply Voltage ( $V_{CC} = 5\text{ V} \pm 5\%$ , $V_{BB} = -5\text{ V} \pm 5\%$ )	–	–	$\pm 0.05$	dB
$G_{RRL}$	Receive Gain Variations with Level Sinusoidal Test Method ; Reference input PCM code corresponds to an ideally encoded – 10 dBm0 signal PCM level = – 40 dBm0 to + 3 dBm0 PCM level = – 50 dBm0 to – 40 dBm0 PCM level = – 55 dBm0 to – 50 dBm0	– 0.2 – 0.4 – 1.2	– – –	0.2 0.4 1.2	dB
$V_{RO}$	Receive Output Drive Level ( $R_L = 600\text{ } \Omega$ )	– 2.5	–	2.5	V

## TRANSMISSION CHARACTERISTICS (continued)

## ENVELOPE DELAY DISTORTION WITH FREQUENCY

Symbol	Parameter	Min.	Typ.	Max.	Unit
D <sub>XA</sub>	Transmit Delay, Absolute (f = 1600 Hz)	–	290	315	μs
D <sub>XR</sub>	Transmit Delay, Relative to D <sub>XA</sub>				μs
	f = 500 Hz – 600 Hz	–	195	220	
	f = 600 Hz – 800 Hz	–	120	145	
	f = 800 Hz – 1000 Hz	–	50	75	
	f = 1000 Hz – 1600 Hz	–	20	40	
	f = 1600 Hz – 2600 Hz	–	55	75	
	f = 2600 Hz – 2800 Hz	–	80	105	
D <sub>RA</sub>	Receive Delay, Absolute (f = 1600 Hz)	–	180	200	μs
	Receive Delay, Relative to D <sub>RA</sub>				μs
D <sub>RR</sub>	f = 500 Hz – 1000 Hz	– 40	– 25	–	
	f = 1000 Hz – 1600 Hz	– 30	– 20	–	
	f = 1600 Hz – 2600 Hz	–	70	90	
	f = 2600 Hz – 2800 Hz	–	100	125	
	f = 2800 Hz – 3000 Hz	–	145	175	

## NOISE

Symbol	Parameter	Min.	Typ.	Max.	Unit	
N <sub>XP</sub>	Transmit Noise, P Message Weighted (ETC 5057, VF <sub>XI</sub> † = 0 V)	–	– 74	– 69 (note 1)	dBm0p	
N <sub>RP</sub>	Receive Noise, P Message Weighted – ETC 5057 U LAW, PCM Code Equals Positive Zero	–	– 82	– 79	dBm0p	
N <sub>XC</sub>	Transmit Noise, C Message Weighted (ETC 5054, VF <sub>XI</sub> † = 0 V)	–	12	16	dBmC0	
N <sub>RC</sub>	Receive Noise, C Message Weighted ETC 5054 U LAW, PCM Code Equals Alternating Positive and Negative Zero	–	8	11	dBmC0	
N <sub>RS</sub>	Noise, Single Frequency f = 0 kHz to 100 kHz, Loop Around Measurement, VF <sub>XI</sub> † = 0 Vrms	–	–	– 53	dBm0	
PPSR <sub>X</sub>	Positive Power Supply Rejection, Transmit VF <sub>XI</sub> † = 0 Vrms, V <sub>CC</sub> = 5.0 V <sub>DC</sub> + 100 mVrms, f = 0 kHz – 50 kHz	40	–	–	dBp	
NPSR <sub>X</sub>	Negative Power Supply Rejection, Transmit VF <sub>XI</sub> † = 0 Vrms, V <sub>BB</sub> = – 5.0 V <sub>DC</sub> + 100 mVrms, f = 0 kHz – 50 kHz	40	–	–	dBp	
PPSR <sub>R</sub>	Positive Power Supply Rejection, Receive (PCM code equals positive zero, V <sub>CC</sub> = 5.0 V <sub>DC</sub> + 100 mVrms)	f = 0 Hz – 4000 Hz	40	–	–	dBp
		f = 4 kHz – 25 kHz	40	–	–	dB
		f = 25 kHz – 50 kHz	36	–	–	dB
NPSR <sub>R</sub>	Negative Power Supply Rejection, Receive (PCM code equals positive zero, V <sub>BB</sub> = – 5.0 V <sub>DC</sub> + 100 mVrms)	f = 0 Hz – 4000 Hz	40	–	–	dBp
		f = 4 kHz – 25 kHz	40	–	–	dB
		f = 25 kHz – 50 kHz	36	–	–	dB

## TRANSMISSION CHARACTERISTICS (continued)

Symbol	Parameter	Min.	Typ.	Max.	Unit
SOS	Spurious out-of band signals at the channel output. Loop around measurement, 0 dBm0, 300 Hz – 3400 Hz input applied to $V_{Fxl}^*$ , measure individual image signals at $V_{FR0}$				dB
	4600 Hz – 7600 Hz	–	–	– 32	
	7600 Hz – 8400 Hz	–	–	– 40	
	8400 Hz – 100,000 Hz	–	–	– 32	

## DISTORTION

Symbol	Parameter	Min.	Typ.	Max.	Unit
STD <sub>X</sub> or STD <sub>R</sub>	Signal to Total Distortion (sinusoidal test method)				dBp
	Transmit or Receive Half-channel Level = 3 dBm0	33	–	–	
	= 0 dBm0 to – 30 dBm0	36	–	–	
	= – 40 dBm0	XMT 29	–	–	
	= – 55 dBm0	RCV 30 XMT 14 RCV 15	–	–	
SFD <sub>X</sub>	Single Frequency Distortion, Transmit	–	–	– 46	dB
SFD <sub>R</sub>	Single Frequency Distortion, Receive	–	–	– 46	dB
IMD	Intermodulation Distortion Loop Around Measurement, $V_{Fxl}^* = -4$ dBm0 to – 21 dBm0, Two Frequencies in the Range 300 Hz – 3400 Hz	–	–	– 41	dB

## CROSSTALK

Symbol	Parameter	Min.	Typ.	Max.	Unit
CT <sub>X-R</sub>	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level $f = 300$ Hz – 3400 Hz, $D_R =$ Steady PCM Mode	–	–	– 65	dB
CT <sub>R-X</sub>	Receive to Transmit Crosstalk, 0 dBm0 Receive Level $f = 300$ Hz – 3400 Hz, $V_{Fxl} = 0$ V	–	–	– 65 (note 2)	dB

- Notes : 1. Measured by extrapolation from the distortion test result.  
2. CT<sub>R-X</sub> is measured with a – 40 dBm0 activating signal applied at  $V_{Fxl}^*$ .

ENCODING FORMAT AT D<sub>X</sub> OUTPUT


	A-Law (includes even bit inversion)	μLaw
$V_{IN}$ (at GS <sub>X</sub> ) = + Full-scale	1 0 1 0 1 0 1 0	1 0 0 0 0 0 0 0
$V_{IN}$ (at GS <sub>X</sub> ) = 0 V	1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1
$V_{IN}$ (at GS <sub>X</sub> ) = – Full-scale	0 0 1 0 1 0 1 0	0 0 0 0 0 0 0 0

**APPLICATIONS INFORMATION**

**POWER SUPPLIES**

While the pins of the ETC5050 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector is useful.

All ground connections to each device should meet at a common point as close as possible to the GNDA pin.



$$R1 = Z1 \left( \frac{N^2 + 1}{N^2 - 1} \right) - 2 \sqrt{Z1 \cdot Z2} \left( \frac{N}{N^2 - 1} \right)$$

$$R2 = 2 \sqrt{Z1 \cdot Z2} \left( \frac{N}{N^2 - 1} \right)$$

Where :  $N = \sqrt{\frac{\text{POWER IN}}{\text{POWER OUT}}}$


and :

$$S = \sqrt{\frac{Z1}{Z2}}$$

$$\text{Also : } Z = \sqrt{Z_{SC} \cdot Z_{OC}}$$

Where  $Z_{SC}$  = impedance with short circuit termination

and  $Z_{OC}$  = impedance with open circuit termination.



$$R3 = \sqrt{\frac{Z1 \cdot Z2}{2}} \left( \frac{N^2 - 1}{N} \right)$$

$$R4 = Z1 \left( \frac{N^2 - 1}{N^2 - 2NS + 1} \right)$$

This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μF supply decoupling capacitors should be connected from this common ground point to  $V_{CC}$  and  $V_{BB}$ .

For best performance, the ground point of each/FILTER on a card should be connected to a common card. This common ground point should be decoupled to  $V_{CC}$  and  $V_{BB}$  with 10 μF capacitors.

**RECEIVE GAIN ADJUSTMENT**

For applications where a ETC5050 family CODEC/filter receive output must drive a 600 Ω load, but a peak swing lower than ± 2.5 V is required, the receive gain can be easily adjusted by inserting a matched T-pad or π-pad at the output. Table II lists the required resistor values for 600 Ω terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600 Ω is obtained if the output impedance of the attenuator is in the range 282 Ω to 319 Ω (assuming a perfect transformer).

**Table 2 : Attenuator Tables for  $Z1 = Z2 = 300 \Omega$**   
(all values in  $\Omega$ ).

dB	R1	R2	R3	R4
0.1	1.7	26 k	3.5	52 k
0.2	3.5	13 k	6.9	26 k
0.3	5.2	8.7 k	10.4	17.4 k
0.4	6.9	6.5 k	13.8	13 k
0.5	8.5	5.2 k	17.3	10.5 k
0.6	10.4	4.4 k	21.3	8.7 k
0.7	12.1	3.7 k	24.2	7.5 k
0.8	13.8	3.3 k	27.7	6.5 k
0.9	15.5	2.9 k	31.1	5.8 k
1.0	17.3	2.6 k	34.6	5.2 k
2	34.4	1.3 k	70	2.6 k
3	51.3	850	107	1.8 k
4	68	650	144	1.3 k
5	84	494	183	1.1 k
6	100	402	224	900
7	115	380	269	785
8	129	284	317	698
9	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17 k	386
20	246	61	1.5 k	366

**Figure 5 : Typical Synchronous Application.**

