# SERIAL INTERFACE CODEC/FILTER WITH RECEIVE POWER AMPLIFIER

- COMPLETE CODEC AND FILTERING SYSTEM INCLUDING:
  - Transmit high-pass and low-pass filtering
  - Receive low-pass filter with sin x/x correction
  - Active RC noise filters
  - μ-law or A-law compatible COder and DECoder
  - Internal precision voltage reference
  - Serial I/O interface
  - Internal auto-zero circuitry
  - Receive push-pull power amplifiers
- μ -LAW ETC5064
- A-LAW ETC5067
- MEETS OR EXCEEDS ALL D3/D4 AND CCITT SPECIFICATIONS
- + 5 V OPERATION
- LOW OPERATING POWER TYPICALLY 70 mW
- POWER-DOWN STANDBY MODE TYPI-CALLY 3 mW
- AUTOMATIC POWER-DOWN
- TTL OR CMOS COMPATIBLE DIGITAL INTER-FACES
- MAXIMIZES LINE INTERFACE CARD CIRCUIT DENSITY

#### DESCRIPTION

The ETC5064 ( $\mu$ -law) and ETC5067 (A-law) are monolithic PCM CODEC/FILTERS utilizing the A/D and D/A conversion architecture shown in figure 1, and a serial PCM interface.

The devices are fabricated using double poly CMOS process.

Similar to the ETC505X family, these devices feature an additional Receive Power Amplifier to provide push-pull balanced output drive capability. The receive gain can be adjusted by means of two external resistors for an output level of up to  $\pm~6.6~V$  across a balanced 600  $\Omega$  load.

Also included is an Analog Loopback switch and  $\overline{TS_X}$  output.







Figure 1 : Block Diagram.



## PIN DESCRIPTION

Name	Pin Type*	N°	Description
VPO +	0	1	The Non-inverting Output of the Receive Power Amplifier
GNDA	GND	2	Analog Ground. All signals are referenced to this pin.
VPO -	0	3	The Inverting Output of the Receive Power Amplifier
VPI	I	4	Inverting Input to the Receive Power Amplifier. Also powers down both amplifiers when connected to V <sub>BB</sub> .
VF <sub>R</sub> O	0	5	Analog Output of the Receive Filter.
Vcc	S	6	Positive Power Supply Pin. V <sub>CC</sub> = + 5 V + 5 %
FS <sub>R</sub>		7	Receive Frame Sync Pulse which enable BCLK $_{\rm R}$ to shift PCM data into D $_{\rm R}$ . FS $_{\rm R}$ is an 8 kHz pulse train. See figures 2 and 3 for timing details.
D <sub>R</sub>	I	8	Receive Data Input. PCM data is shifted into D <sub>R</sub> following the FS <sub>R</sub> leading edge.
BCLK <sub>R</sub> /CLKSEL	ı	9	The bit Clock which shifts data into $D_R$ after the FS $_R$ leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK $_X$ is used for both transmit and receive directions (see table 1). This input has an internal pull-up.
MCLK <sub>R</sub> /PDN	ı	10	Receive Master Clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK $_{\rm X}$ , but should be synchronous with MCLK $_{\rm X}$ for best performance. When MCLK $_{\rm R}$ is connected continuously low, MCLK $_{\rm X}$ is selected for all internal timing. When MCLK $_{\rm R}$ is connected continuously high, the device is powered down.
MCLK <sub>X</sub>	1	11	Transmit Master Clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK <sub>R</sub> .
BCLK <sub>X</sub>		12	The bit clock which shifts out the PCM data on D <sub>x</sub> . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK <sub>x</sub> .
D <sub>X</sub>	0	13	The TRI-STATE® PCM data output which is enabled by FS <sub>x</sub> .
FS <sub>X</sub>	1	14	Transmit frame sync pulse input which enables BCLK <sub>X</sub> to shift out the PCM data on D <sub>X</sub> . FS <sub>X</sub> is an 8 kHz pulse train. See figures 2 and 3 for timing details.
TS <sub>x</sub>	0	15	Open drain output which pulses low during the encoder time slot. Must to be grounded if not used.
ANLB	1	16	Analog Loopback Control Input. Must be set to logic 'O' for normal operation. When pulled to logic '1', the transmit filter input is disconnected from the output of the transmit preamplifier and connected to the VPO * output of the receive power amplifier. The input has an internal* pull down.
GS <sub>X</sub>	0	17	Analog output of the transmit input amplifier. Used to set gain externally.
VF <sub>X</sub> I -	1	18	Inverting input of the transmit input amplifier.
VF <sub>x</sub> I <sup>+</sup>	1	19	Non-inverting input of the transmit input amplifier.
V <sub>BB</sub>	S	20	Negative Power Supply Pin. V <sub>BB</sub> = - 5 V ± 5 %

<sup>\*</sup> I:Input, O:Output, S:Power Supply.
TRI-STATE ® is a trademark of National Semiconductor Corp.

#### **FUNCTIONAL DESCRIPTION**

POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into the powerdown mode. All non-essential circuits are deactivated and the Dx and VFRO outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK<sub>R</sub>/PDN pin and FS<sub>x</sub> and/or FS<sub>R</sub> pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLKR/PDN pin high; the alternative is to hold both FSx and FSR inputs continuously low. The device will power-down approximately 2 ms after the last FSx or FSR pulse. Power-up will occur on the first FSx or FSR pulse. The TRI-STATE PCM data output, Dx. will remain. in the high impedance state until the second FSx pulse.

#### SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK<sub>X</sub> and the MCLK<sub>R</sub>/PDN pin can be used as a power-down control. A low level on MCLK<sub>R</sub>/PDN powers up the device and a high level powers down the device. In either case, MCLK<sub>X</sub> will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK<sub>X</sub> and the BCLK<sub>R</sub>/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193 rd clock pulse each frame.

With a fixed level on the BCLK<sub>R</sub>/CLKSEL pin, BCLK<sub>X</sub> will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLK<sub>R</sub>/CLKSEL. In this synchronous mode, the bit clock, BCLK<sub>X</sub>, may be from 64 KHz to 2.048 MHz. but must be synchronous with MCLK<sub>X</sub>.

Table 1: Selection of Master Clock Frequencies.

BCLK <sub>R</sub> /CLKSEL	Master Clock Frequency Selected				
BOLKATOLKSEL	ETC 5067	ETC 5064			
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz			
0	1.536 MHz or 1.544 MHz	2.048 MHz			
1 (or open circuit)	2.048 MHz	1.536 MHz or 1.544 MHz			

Each FS $_{\rm X}$  pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D $_{\rm X}$  output on the positive edge of BCLK $_{\rm X}$ . After 8 bit clock periods, the TRI-STATE D $_{\rm X}$  output is returned to a high impedance state. With an FS $_{\rm R}$  pulse, PCM data is latched via the D $_{\rm R}$  input on the negative edge of BCLK $_{\rm X}$  (or BCLK $_{\rm R}$  if running). FS $_{\rm X}$  and FS $_{\rm R}$  must be synchronous with MCLK $_{\rm X/R}$ .

#### ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. MCLKx and MCLKR must be 2.048 MHz for the ETC5067, or 1.536 MHz 1.544 MHz for the ETC5064, and need not be synchronous. For best transmission performance, however, MCLKR should be synchronous with MCLKx. which is easily achieved by applying only static logic levels to the MCLKR/PDN pin. This will automatically connect MCLKx to all internal MCLKR functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193 rd clock pulse each frame. FSx starts each encoding cycle and must be synchronous with MCLK<sub>X</sub> and BCLK<sub>X</sub>. FS<sub>B</sub> starts each decoding cycle and must be synchronous with BCLKR, BCLKR must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode. BCLKx and BCLKR may operate from 64 KHz to 2.048 MHz.

#### SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FSx and FSR. must be one bit clock period long, with timing relationships specified in figure 3. With FSx high during a falling edge of BCLKx, the next rising edge of BCLKx enables the Dx TRI-STATE output buffer. which will output the sign bit. The following seven rising edges clock out the remaining seven bits. and the next falling edge disables the Dx output. With FSR high during a falling edge of BCLKR (BCLKx in synchronous mode), the next falling edge of BCLKR latches in the sign bit. The following seven falling edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

#### LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses,  $FS_X$  and  $FS_R$ , must be three or more bit clock periods long, with timing relationships specified in figure 4. Based on the transmit frame sync.  $FS_X$ , the



COMBO will sense whether short or long frame sync pulses are being used. For 64 KHz operation, the frame sync pulses must be kept low for a minimum of 160 ns (see fig. 2). The Dx TRI-STATE output buffer is enabled with the rising edge of FSx or the rising edge of BCLKx, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLKx rising edges clock out the remaining seven bits. The Dx output is disabled by the falling BCLKx edge following the eight rising edge, or by FSx going low, whichever comes later. A rising edge on the receive frame sync pulse. FSp. will cause the PCM data at D<sub>B</sub> to be latched in on the next eight falling edges of BCLKR (BCLKx in synchronous mode). Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

#### TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see figure 5. The low noise and wide band-width allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity gain filter consisting of RC active prefilter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 KHz. The output of this filter directly drives the encoder sample-andhold circuit. The A/D is of companding type according to A-law (ETC5067) or u-law (ETC5064) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (tMAX) of nominally 2.5 V peak (see table of Transmission Characteristics). The FSx frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through Dx at the next FSx pulse. The total encoding delay will be approximately 165 us (due to the transmit filter) plus 125 us (due to encoding delay), which totals 290 µs. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

#### RECEIVE SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (ETC5067) or μ-law (ETC5064) and the 5 th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample and hold. The filter is then followed by a 2 nd order RC active post-filter and power amplifier capable of driving a 600  $\Omega$  load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurence of FS<sub>B</sub>, the data at the D<sub>B</sub> input is clocked in on the falling edge of the next eight BCLK<sub>R</sub> (BCLK<sub>X</sub>) periods. At the end of the decoder time slot, the decoding cycle begins, and 10 us later the decoder DAC output is updated. The total decoder delay is ~ 10 µs (decoder update) plus 110 us (filter delay) plus 62.5 us (1/2 frame), which gives approximately 180 µs.

#### RECEIVE POWER AMPLIFIERS

Two inverting mode power amplifiers are provided for directly driving a matched line interface tranformer. The gain of the first power amplifier can be adjusted to boost the  $\pm\,2.5$  V peak output signal from the receive filter up  $\pm\,3.3$  V peak into an unbalanced  $300~\Omega$  load, or 4.0 V into an unbalanced 15 k load. The second power amplifier is internally connected in unity-gain inverting mode to give 6 dB of signal gain for balanced loads.

Maximum power transfer to a 600  $\Omega$  subscriber line termination is obtained by differentially driving a balanced transformer with a  $\sqrt{2}$ :1 turns ratio, as shown in figure 5. A total peak power of 15.6 dBm can be delivered to the load plus termination.

Both power amplifiers can be powered down independently from the PDN input by connecting the VPI input to V<sub>BB</sub>, saving approximately 12 mW of power.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vcc	V <sub>CC</sub> to GNDA	7	٧
V <sub>BB</sub>	V <sub>BB</sub> to GNDA	<del>- 7</del>	٧
VIN VOUT	Voltage at Any Analog Input or Output	V <sub>CC</sub> + 0.3 to V <sub>BB</sub> - 0.3	٧
	Voltage at Any Digital Input or Output	V <sub>CC</sub> + 0.3 to GNDA - 0.3	٧
Taper	Operating Temperature Range	- 25 to + 125	°C
T <sub>stg</sub>	Storage Temeperature Range	~ 65 to + 150	°C
	Lead Temperature (soldering, 10 seconds)	300	°C

#### **ELECTRICAL OPERATING CHARACTERISTICS**

 $V_{CC} = 5.0 \text{ V} \pm 5 \text{ %}$ ,  $V_{BB} = -5 \text{ V} \pm 5 \text{ %}$ , GNDA = 0 V,  $T_A = 0 ^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$  (unless otherwise noted); Typical characteristics specified at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{BB} = -5.0 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ : all signals are referenced to GNDA.

#### DIGITAL INTERFACE

Symbol	Parameter		Min.	Typ.	Max.	Unit
V <sub>IL</sub>	Input Low Voltage		_	-	0.6	V
V <sub>IH</sub>	Input High Voltage		2.2	-	-	V
V <sub>OL</sub>	Output Low Voltage $I_L = 3.2 \text{ mA}$ $I_L = 3.2 \text{ mA}$ , Open Drain	D <sub>X</sub> TS <sub>X</sub>	_	_	0.4 0.4	V
V <sub>OH</sub>	Output High Voltage I <sub>H</sub> = - 3.2 mA	D <sub>X</sub>	2.4	-	_	V
I <sub>IL</sub>	Input Low Current (GNDA $\leq V_{IN} \leq V_{IL}$ , all digital inputs, except BCLK <sub>R</sub> )		- 10	-	10	μА
LiH	Input High Current ( $V_{IH} \le V_{IN} \le V_{CC}$ ) except ANLB		- 10	_	10	μА
loz	Output Current in High Impedance State (TRI-STATE) (GNDA $\leq V_0 \leq V_{CC}$ )	D <sub>X</sub>	- 10	-	10	μА

#### ANALOG INTERFACE WITH TRANSMIT INPUT AMPLIFIER (all devices)

Symbol	Parameter		Min.	Typ.	Max.	Unit
IIXA	Input Leakage Current (- 2.5 V ≤ V ≤ + 2.5 V) VI	xI + or VF <sub>X</sub> I -	- 200	_	200	nA
R <sub>I</sub> XA	Input Resistance (- 2.5 ≤ V ≤ + 2.5 V) VI	xI * or VF <sub>X</sub> I =	10	_	-	МΩ
RoXA	Output Resistance (closed loop, unity gain)		_	1	3	Ω
R <sub>L</sub> XA	Load Resistance	GS <sub>X</sub>	10	_	-	kΩ
CLXA	Load Capacitance	GS <sub>X</sub>	-	-	50	pF
VoXA	Output Dynamic Range (R <sub>L</sub> ≥ 10 kΩ)	GS <sub>X</sub>	± 2.8	_	-	V
A <sub>V</sub> XA	Voltage Gain (VF <sub>X</sub> I <sup>+</sup> to GS <sub>X</sub> )		5000	_	_	V/V
FuXA	Unity Gain Bandwidth		1	2	_	MHz
VosXA	Offset Voltage		- 20	_	20	mV
V <sub>CM</sub> XA	Common-mode Voltage		- 2.5	_	2.5	V
CMRRXA	Common-mode Rejection Ratio		60	_	_	dB
PSRRXA	Power Supply Rejection Ratio		60	_	-	dB

#### ANALOG INTERFACE WITH RECEIVE FILTER (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
RoRF	Output Resistance VF <sub>R</sub> O	-	1	3	Ω
R <sub>L</sub> RF	Load Resistance (VF <sub>R</sub> O + ± 2.5 V)	10	-	_	kΩ
CLRF	Load Capacitance	_	-	25	ρF
VOSRO	Output DC Offset Voltage	- 200	-	200	mV

# **ELECTRICAL OPERATING CHARACTERISTICS** (continued)

## ANALOG INTERFACE WITH POWER AMPLIFIERS (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
IPI	Input Leakage Current (- 1.0 V ≤ VPI ≤ 1.0 V)	- 100	-	100	nA
RIPI	Input Resistance (- 1.0 V ≤ VPI ≤ 1.0 V)	10	-	-	MΩ
VIOS	Input Offset vOltage	- 25	_	- 25	mV
ROP	Output Resistance (inverting unity-gain at VPO * or VPO *)	_	1	_	Ω
Fc	Unity-gain Bandwidth, Open Loop (VPO -)	_	400	-	kHz
C <sub>L</sub> P	Load Capacitance (VPO $^{+}$ or VPO $^{-}$ to GNDA) $\rm R_{L} \ge 1500~\Omega$ $\rm R_{L} = 600~\Omega$ $\rm R_{L} = 300~\Omega$		- - -	100 500 1000	pF
GAp ⁺	Gain VPO $$ to VPO $^{\circ}$ to GNDA, Level at VPO $$ = 1.77 Vrms (+ 3 dBm0)	_	- 1	-	V/V
PSRR <sub>P</sub>	Power Supply Rejection of $V_{CC}$ or $V_{BB}$ (VPO $^-$ connected to VPI) 0 kHz $-$ 4 kHz 0 kHz $-$ 50 kHz	60 36		-	dB

### POWER DISSIPATION (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
lcc0	Power-down Current	_	0.5	1.5	mA
I <sub>BB</sub> 0	Power-down Current	_	0.05	0.3	mA
lcc1	Active Current	-	7.0	10.0	mA
I <sub>BB</sub> 1	Active Current	-	7.0	10.0	mA

#### ALL TIMING SPECIFICATIONS

Symbol	Parameter		Min.	Тур.	Max.	Unit
1/t <sub>PM</sub>	Frequency of Master Clocks MCLK <sub>X</sub> and MCLK <sub>R</sub> Depends on the device used and the BCLK <sub>R</sub> /CLKSEL pin.		-	1.536 2.048 1.544	1	MHz
twmH	Width of Master Clock High	MCLK <sub>X</sub> and MCLK <sub>R</sub>	160	-	-	ns
twmL	Width of Master Clock Low	MCLK <sub>X</sub> and MCLK <sub>R</sub>	160	-	_	ns
t <sub>RM</sub>	Rise Time of Master Clock	MCLK <sub>X</sub> and MCLK <sub>R</sub>	-	_	50	ns
t <sub>FM</sub>	Fall Time of Master Clock	MCLK <sub>X</sub> and MCLK <sub>R</sub>	_	-	50	ns
tpB	Period of Bit Clock		485	488	15,725	ns
twan	Width of Bit Clock High (V <sub>IH</sub> = 2.2 V)		160	-	-	ns
twaL	Width of Bit Clock Low (V <sub>IL</sub> = 0.6 V)	_	160	-	-	ns
t <sub>RB</sub>	Rise Time of Bit Clock (t <sub>PB</sub> = 488 ns)		-	-	50	ns
tre	Fall Time of Bit Clock (t <sub>PB</sub> = 488 ns)		_	-	50	ns
tsbfm	Set-up Time from BCLK <sub>X</sub> High to MCKL <sub>X</sub> F (first bit clock after the leading edge of FS)		100	-	-	ns
t <sub>HBF</sub>	Holding Time from Bit Clock Low to the Frame Sync (long frame only)		0	-	-	ns
tsfB	Set-up Time from Frame Sync to Bit Clock	Low (long frame only)	80	_	_	ns

Note: For short frame sync, timing FSx and FSR must go high while their respective bit clocks are high.



# **ALL TIMING SPECIFICATIONS** (continued)

Symbol	Parameter	Min.	Тур.	Max.	Unit
t <sub>HBFI</sub>	Hold Time from 3rd Period of Bit Clock $FS_X$ or $FS_B$ Low to Frame Sync (long frame only)	100	_	-	ns
t <sub>DZF</sub>	Delay time to valid data from FS $_X$ or BCLK $_X$ , whichever comes later and delay time from FS $_X$ to data output disabled. (C $_L$ = 0 pF to 150 pF)	20	-	165	ns
t <sub>DBD</sub>	Delay Time from BCLK <sub>X</sub> High to Data Valid (Load = 150 pF plus 2 LSTTL loads)	0	-	150	ns
tozc	Delay Time from BCLK <sub>X</sub> Low to Data Output Disabled	50	_	165	ns
t <sub>SDB</sub>	Set-up Time from D <sub>R</sub> Valid to BCLK <sub>R/X</sub> Low	50	_	_	ns
t <sub>HBD</sub>	Hold Time from BCLK <sub>R/X</sub> Low to D <sub>R</sub> Invalid	50	_	_	ns
tHOLD	Holding Time from Bit Clock High to Frame Sync (short frame only)	0	-	-	ns
tsf	Set-up Time from $FS_{X/R}$ to $BCLK_{X/R}$ Low (short frame sync pulse) - Note 1	80	_	-	ns
the	Hold Time from BCLK $_{X/R}$ Low to FS $_{X/R}$ Low (short frame sync pulse) - Note 1	100	-	-	ns
txDP	Delay Time TS <sub>X</sub> Low (load = 150 pF plus 2 LSTTL loads)	-	-	140	ns
twFL	Minimum Width of the Frame Sync Pulse (low level) (64 k bit/s operating mode)	160	-	-	ns

Note: 1. For short frame sync. timing FSx and FSn must go high while their respective bit clocks are high.

Figure 2: 64 k bits/s TIMING DIAGRAM (see next page for complete timing).




Figure 3: Short Frame Sync Timing.





Figure 4: Long Frame Sync Timing.



# TRANSMISSION CHARACTERISTICS

(all devices) TA = 0 °C to 70 °C,  $V_{CC}$  = 5 V  $\pm$  5 %,  $V_{BB}$  = - 5 V  $\pm$  5 %, GNDA = 0 v, f = 1.02 kHz,  $V_{IN}$  = 0 dBm0 transmit input amplifier connected for unity-gain non-inverting (unless otherwise specified).

## AMPLITUDE RESPONSE

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Absolute Levels - Nominal 0 dBm0 level is 4 dBm (600 $\Omega$ ). 0 dBm0	_	1.2276	_	V <sub>rms</sub>
t <sub>MAX</sub>	Max Overload Level         3.14 dBm0         ETC5067           3.17 dBm0         ETC5064	-	2.492 2.501	-	V <sub>PK</sub>
G <sub>XA</sub>	Transmit Gain, Absolute ( $T_A = 25  ^{\circ}\text{C}$ . $V_{CC} = 5  \text{V}$ , $V_{BB} = -5  \text{V}$ ) Input at $GS_X = 0  dBm0$ at 1020 Hz	- 0.15	_	0.15	dB
G <sub>XR</sub>	Transmit Gain, Relative to $G_{XA}$ f = 16 Hz f = 50 Hz f = 60 Hz f = 180 Hz f = 200 Hz f = 3000 Hz f = 3000 Hz f = 3400 Hz f = 3400 Hz f = 4600 Hz f = 4600 Hz and up, measure response from O Hz to 4000 Hz	- 2.8 - 1.8 - 0.15 - 0.35 - 0.7		- 40 - 30 - 26 - 0.2 - 0.1 0.15 0.05 0 - 14 - 32	dB
GXAT	Absolute Transmit Gain Variation with Temperature $(T_A = 0  ^{\circ}\text{C to} + 70  ^{\circ}\text{C})$	- 0.1	-	0.1	dB
GXAV	Absolute Transmit Gain Variation with Supply Voltage $(V_{CC} = 5 \text{ V} \pm 5 \text{ \%}, V_{BB} = -5 \text{ V} \pm 5 \text{ \%})$	- 0.05	_	0.05	dB
G <sub>XRL</sub>	Transmit Gain Variations with Level Sinusoidal Test Method Reference Level = - 10 dBm0 VF <sub>X</sub> I * = - 40 dBm0 to + 3 dBm0 VF <sub>X</sub> I * = - 50 dBm0 to - 40 dBm0 VF <sub>X</sub> I * = - 55 dBm0 to - 50 dBm0	- 0.2 - 0.4 - 1.2	_ _ _	0.2 0.4 1.2	dB
GRA	Receive Gain, Absolute (T <sub>A</sub> = 25 °C, V <sub>CC</sub> = 5 V, V <sub>BB</sub> = - 5 V) Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	- 0.15	-	0.15	dB
G <sub>RR</sub>	Receive Gain, Relative to G <sub>RA</sub> f= 0 Hz to 3000 Hz  f = 3300 Hz  f = 3400 Hz  f = 4000 Hz	- 0.15 - 0.35 - 0.7	- - -	0.15 0.05 0 - 14	dB
GRAT	Absolute Receive Gain Variation with Temperature (T <sub>A</sub> = 0 °C to + 70 °C)	- 0.1	_	0.1	dB
GRAV	Absolute Receive Gain Variation with Supply Voltage $(V_{CC} = 5 \text{ V} \pm 5 \text{ %}, V_{BB} = -5 \text{ V} \pm 5 \text{ %})$	- 0.05	-	0.05	dB
G <sub>RRL</sub>	Receive Gain Variations with Level Sinusoidal Test Method; Reference input PCM code corresponds to an ideally encoded – 10 dBm0 signal PCM level = – 40 dBm0 to + 3 dBm0 PCM level = – 50 dBm0 to – 40 dBm0 PCM level = – 55 dBm0 to – 50 dBm0	- 0.2 - 0.4 - 1.2	6	0.2 0.4 1.2	dB
V <sub>RO</sub>	Receive Filter Output at $VF_8O$ R <sub>L</sub> = 10 k $\Omega$	- 2.5	_	2.5	V

# TRANSMISSION CHARACTERISTICS (continued)

# **ENVELOPE DELAY DISTORTION WITH FREQUENCY**

Symbol	Parameter	Min.	Тур.	Max.	Unit
D <sub>XA</sub>	Transmit Delay, Absolute (f = 1600 Hz)	-	290	315	μѕ
D <sub>XR</sub>	Transmit Delay, Relative to D <sub>XA</sub> f = 500 Hz - 600 Hz  f = 600 Hz - 800 Hz  f = 800 Hz - 1000 Hz  f = 1000 Hz - 1600 Hz  f = 1600 Hz - 2600 Hz  f = 2600 Hz - 2800 Hz  f = 2800 Hz - 3000 Hz	- - - - -	195 120 50 20 55 80	220 145 75 40 75 105	μѕ
DRA	Receive Delay, Absolute (f = 1600 Hz)	_	130	155 200	μS
D <sub>RR</sub>	Receive Delay, Relative to D <sub>RA</sub> f = 500 Hz - 1000 Hz  f = 1000 Hz - 1600 Hz  f = 1600 Hz - 2600 Hz  f = 2600 Hz - 2800 Hz  f = 2800 Hz - 3000 Hz	- 40 - 30 - - -	- 25 - 20 70 100 145	- 90 125 175	μѕ

# NOISE

Symbol	Parameter	Min.	Тур.	Max.	Unit
N <sub>XP</sub>	Transmit Noise, P Message Weighted (ETC5067, VF <sub>X</sub> I * = 0 V)		- 74	- 69 (note 1)	dBm0p
N <sub>RP</sub>	Receive Noise, P Message Weighted (ETC5067, PCM Code Equals Positive Zero)		- 82	- 79	dBm0p
$N_{XC}$	Transmit Noise, C Message Weighted (ETC5064, VFXI + = 0 V)	_	12	15	dBrnC0
N <sub>RC</sub>	Receive Noise, C Message Weighted (ETC5064, PCM Code Equals Alternating Positive and Negative Zero)		8	11	dBrnC0
N <sub>RS</sub>	Noise, Single Frequency  f = 0 kHz to 100 kHz, Loop Around Measurement,  VF <sub>X</sub> I + = 0 Vrms		_	- 53	dBm0
PPSR <sub>X</sub>	Positive Power Supply Rejection, Transmit  VF <sub>X</sub> I * = 0 Vrms, V <sub>CC</sub> = -5.0 V <sub>DC</sub> + 100 mVrms,  f = 0 kHz - 50 kHz		_	-	dBp
NPSRx	Negative Power Supply Rejection, Transmit $VF_xI^+ = 0 Vrms$ , $V_{BB} = -5.0 V_{DC} + 100 mVrms$ , $f = 0 kHz - 50 kHz$		-	-	dBp
PPSR <sub>R</sub>	Positive Power Supply Rejection, Receive  (PCM code equals positive zero, V <sub>CC</sub> = 5.0 V <sub>DC</sub> + 100 mVrms)  f = 0 Hz - 4000 Hz  f = 4 kHz - 25 kHz  f = 25 kHz - 50 KHZ		- -		dBp dB dB
NPSR <sub>B</sub>	Negative Power Supply Rejection, Receive (PCM code equals positive zero, V <sub>BB</sub> = -5.0 V <sub>DC</sub> + 100 mVrms) f = 0 Hz - 4000 Hz f = 4 kHz - 25 kHz f = 25 kHz - 50 kHz			_ _ _	dBp dB dB

# TRANSMISSION CHARACTERISTICS (continued)

Symbol	Parameter	Min.	Typ.	Max.	Unit
SOS	Spurious out-of band signals at the channel output.  Loop around measurement, 0 dBm0, 300 Hz - 3400 Hz input				dB
	applied to VFxI *, measure individual image signals at VFR0				
	4600 Hz – 7600 Hz	-	-	- 32	
	7600 Hz – 8400 Hz	-	_	- 40	
	8400 Hz - 100,000 Hz	-	-	- 32	

## DISTORTION

Symbol	Parameter		Min.	Тур.	Max.	Unit
STD <sub>X</sub>	Signal to Total Distortion (sinusoidal test method)					dBp
STDR	Transmit or Receive Half-channel Level = 3 dBm0		33			
	= 0  dBm0 to - 30  dBm0		36	-	-	
	= - 40 dBm0	RCV	29 30	_	_	
	= - 55 dBm0	XMT RCV	14 15	_	_	
SFD <sub>X</sub>	Single Frequency Distortion, Transmit		_	_	- 46	dB
SFDR	Single Frequency Distortion, Receive		_	_	- 46	dB
IMD	Intermodulation Distortion Loop Around Measurement, $VF_XI^{\ +}=-\ 4\ dBm0\ to-21\ dBm0,$ Two Frequencies in the Range 300 Hz $-$ 3400 Hz		_	-	- 41	dB

## CROSSTALK

Symbol	Parameter	Min.	Тур.	Max.	Unit
CT <sub>X-R</sub>	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level				dB
	f = 300 Hz - 3400 Hz, D <sub>R</sub> = Steady PCM Mode	_	- 90	- 75	
CT <sub>R-X</sub>	Receive to Transmit Crosstalk, 0 dBm0 Receive Level				dB
	$f = 300 \text{ Hz} - 3400 \text{ Hz}, VF_XI = 0 \text{ V}$	-	- 90	- 70	
				(note 2)	

## **POWER AMPLIFIERS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>OL</sub>	Maximum 0 dBm0 level for better than $\pm$ 0.1 dB linearity over the range 10 dBm0 to + 3 dBm0 (balanced load, R <sub>L</sub> connected between VPO * and VPO *). R <sub>L</sub> = 600 $\Omega$	3.3	_	_	Vrms
	$R_L = 1200 \Omega$ $R_L = 30 \text{ k}\Omega$	3.5 4.0	_	_	
S/Dp	Signal/Distortion $R_L = 600 \Omega$ , 0 dBm0	50	_	_	dB

Notes: 1. Measured by extrapolation from the distortion test result.

<sup>2.</sup> CT<sub>R:x</sub> is measured with a - 40 dBm0 activating signal applied at VF<sub>x</sub>I\*.

#### **ENCODING FORMAT AT Dx OUTPUT**

	A-Law (including even bit inversion)	μ <b>Law</b>
V <sub>IN</sub> (at GS <sub>X</sub> ) = + Full-scale	10101010	1000000
$V_{IN}$ (at $GS_X$ ) = 0 V	{ 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	(11111111 10111111
V <sub>IN</sub> (at GS <sub>X</sub> ) = - Full-scale	00101010	0 0 0 0 0 0 0 0

#### APPLICATIONS INFORMATION

#### **POWER SUPPLIES**

While the pins of the ETC5060 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


All ground connections to each device should meet at a common point as close as possible to the GNDA

pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1  $\mu$ F supply decoupling capacitors should be connected from this common ground point to  $V_{CC}$  and  $V_{BB}$  as close to the device as possible.

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to Vcc and VBB with 10  $\mu F$  capacitors.

For best performance either, TS  $_{\rm X}$  should be grounded if not used.

Figure 5: Typical Asynchronous Application.



Notes: 1. Transmit Gain = 
$$20 \times log \left(\frac{R1 + R2}{R2}\right) (R1 + R2) \ge 10 \text{ k}\Omega$$
  
2. Receive gain =  $20 \times log \left(\frac{2 \times R3}{R4}\right) \cdot R4 \le 10 \text{ k}\Omega$ .