

# Monolithic Phase-Locked Loop

The XR-215 is a highly versatile monolithic phase-locked loop (PLL) system designed for a wide variety of applications in both analog and digital communication systems. It is especially well suited for FM or FSK demodulation, frequency synthesis and tracking filter applications. The XR-215 can operate over a large choice of power supply voltages ranging from 5V to 26V and a wide frequency band of 0.5Hz to 35MHz. It can accommodate analog signals between 300 microvolts and 3 volts and can interface with conventional DTL, TTL, and ECL logic families.

## FEATURES

- Wide Frequency Range: 0.5Hz to 35MHz
- Wide Supply Voltage Range: 5V to 26V
- Digital Programming Capability
- DTL, TTL and ECL Logic Compatibility on Inputs
- Wide Dynamic Range: 300 $\mu$ V to 3V, nominally
- ON-OFF Keying and Sweep Capability
- Wide Tracking Range: Adjustable from  $\pm 1\%$  to 50%
- High-Quality FM Detection: Distortion 0.15%  
Signal/Noise 65dB


## APPLICATIONS

- FM Demodulation
- Frequency Synthesis
- FSK Coding/Decoding (MODEM)
- Tracking Filters
- Signal Conditioning
- Tone Decoding
- Data Synchronization
- Telemetry Coding/Decoding
- FM, FSK and Sweep Generation
- Crystal-Controlled Clock Recovery
- Wideband Frequency Discrimination
- Voltage-to-Frequency Conversion

## ABSOLUTE MAXIMUM RATINGS

Power Supply	26 volts
Power Dissipation (Package Limitation)	
Ceramic	750mW
Derate above 25°C	5mW/°C
SO-16	500mW
Derate above + 25°C	4mW/°C
Temperature	
Storage	-65°C to +150°C

## PIN ASSIGNMENT



## ORDERING INFORMATION

Part Number	Package	Operating Temperature
XR-215CN	Ceramic	0°C to 70°C
XR-215MD	Japanese Dimension SO-16	0°C to 70°C

## SYSTEM DESCRIPTION

The XR-215 monolithic PLL system consists of a balanced phase comparator, a highly stable voltage-controlled oscillator (VCO) and a high speed operational amplifier. The phase comparator outputs are internally connected to the VCO inputs and to the noninverting input of the operational amplifier. A self-contained PLL System is formed by simply AC coupling the VCO output to either of the phase comparator inputs and adding a low-pass filter to the phase comparator output terminals.

The VCO section has frequency sweep, on-off keying, sync, and digital programming capabilities. Its frequency is highly stable and is determined by a single external capacitor. The operational amplifier can be used for audio preamplification in FM detector applications or as a high speed sense amplifier (or comparator) in FSK demodulation.

## ELECTRICAL CHARACTERISTICS

Test Conditions:  $V^+ = 12V$  (single supply),  $T_A = 25^\circ C$ , Test Circuit of Figure 2 with  $C_0 = 100 \text{ pF}$ , (silver-mica)  $S_1$ ,  $S_2$ ,  $S_5$ , closed,  $S_3$ ,  $S_4$  open unless otherwise specified.

PARAMETERS	LIMITS			UNITS	CONDITIONS
	MIN	TYP	MAX		
<b>I — GENERAL CHARACTERISTICS</b>					
<b>SUPPLY VOLTAGE</b>					
Single Supply	5		26	V dc	See Figure 2
Split Supply	$\pm 2.5$		$\pm 13$	V dc	See Figure 3
Supply Current	8	11	15	mA	See Figure 2
Upper Frequency Limit	20	35		MHz	See Figure 2, $S^1$ open, $S^4$ closed
Lowest Practical Operating Frequency		0.5		Hz	$C_0 = 500\mu F$ (non-polarized)
<b>VCO SECTION:</b>					
Stability:					
Temperature		250	600	ppm/ $^\circ C$	See Figure 6, $0^\circ C \leq T_T < 70^\circ C^*$
Power Supply		0.1			$V^+ > 10V$
Sweep Range	5:1	8:1			$S_3$ closed, $S_4$ open, $0 < V_S < 6V$
Output Voltage Swing	1.5	2.5		$V_{p-p}$	See Figure 9, $C_0 = 2000pF$
Rise Time		20		ns	$S_5$ open
Fall Time		30		ns	10pF to ground at Pin 15
<b>PHASE COMPARATOR SECTION:</b>					
Conversion Gain		2		V/rad	$V_{IN} > 50mV$ rms (See characteristic curves)
Output Impedance		6		k $\Omega$	Measured looking into Pins 2 or 3
Output Offset Voltage		20	100	mV	Measured across Pins 2 and 3 $V_{IN} = 0$ , $S_5$ open
<b>OP AMP SECTION:</b>					
Open Loop Voltage Gain	66	80		dB	$S_2$ open
Slew Rate		2.5		V/ $\mu sec$	$A_V = 1$
Input Impedance	0.5	2		M $\Omega$	
Output Impedance		2		k $\Omega$	
Output Swing	7	10		Vp-p	$R_L = 30k\Omega$ from Pin 8 to ground
Input Offset Voltage		1		mV	
Input Bias Current		80		nA	
Common Mode Rejection		90		dB	
<b>II — SPECIAL APPLICATIONS</b>					
<b>A) FM Demodulation</b>					
Test Conditions: Test circuit of Figure 4, $V^+ = 12V$ , input signal = 10.7MHz FM with $\Delta f = 75kHz$ . $f_{mod} = 1kHz$ .					
Detection Threshold		0.8	3	mV rms	50 $\Omega$ source
Demodulated Output Amplitude		500		mV rms	Measured at Pin 8
Distortion (THD)		0.15	0.5	%	
AM Rejection		40		dB	$V_{IN} = 10mV$ rms, 30% AM
Output Signal/Noise		65		dB	
<b>B) Tracking Filter</b>					
Test Conditions: Test circuit of Figure 5, $V^+ = 12V$ , $f_0 = 1 \text{ MHz}$ , $V_{IN} = 100mV$ rms, 50 $\Omega$ source.					
Tracking Range (% of $f_0$ )		$\pm 50$			See Figures 5 and 25
Discriminator Output					
$\frac{\Delta V_{OUT}}{\Delta f/f_0}$		50		mV/%	Adjustable — See applications information

\* Guaranteed, but not tested.

# XR-215




Figure 1. Equivalent Schematic Diagram

## DESCRIPTION OF CIRCUIT CONTROLS

### Phase Comparator Inputs (Pins 4 and 6)

One input to the phase comparator is used as the signal input. the remaining input should be ac coupled to the VCO output (pin 15) to complete the PLL (see Figure 2). For split supply operation, these inputs are biased from ground as shown in Figure 3. For single supply operation, a resistive bias string similar to that shown in Figure 2 should be used to set the bias level at approximately  $V_{CC}/2$ . The dc bias current at these terminals is nominally  $8\mu A$ .

### Phase Comparator Bias (Pin 5)

This terminal should be dc biased as shown in Figures 2 and 3, and ac grounded with a bypass capacitor.

### Phase Comparator Outputs (Pins 2 and 3)

The low frequency (or dc) voltage across these pins corresponds to the phase difference between the two signals at the phase comparator inputs (pins 4 and 6). The phase comparator outputs are internally connected to the VCO control terminals (see Figure 1). One of the outputs (pin 3) is internally connected to the noninverting input of the operational amplifier. The low-pass filter is achieved by connecting an RC network to the phase comparator outputs as shown in Figure 14.




Figure 2. Test Circuit for Single Supply Operation







Figure 3. Test Circuit for Split-Supply Operation




**Figure 4. Test Circuit for FM Demodulation**



**Figure 5. Test Circuit For Tracking Filter**



**Figure 6. Typical VCO Temperature Coefficient Range as a Function of Operating Frequency (Pin 10 open)**




**Figure 7. VCO Free Running Frequency vs Timing Capacitor**

### VCO Timing Capacitor (Pins 13 and 14)

The VCO free-running frequency,  $f_0$ , is inversely proportional to timing capacitor  $C_0$  connected between pins 13 and 14. (See Figure 7).

### VCO Output (Pin 15)

The VCO produces approximately a  $2.5V_{p-p}$  output signal at this pin. The dc output level is approximately 2 volts below  $V_{CC}$ . This pin should be connected to pin 9 through a  $10k\Omega$  resistor to increase the output current drive capability. For high voltage operation ( $V_{CC} > 20V$ ), a  $20k\Omega$  resistor is recommended. It is also advisable to connect a  $500\Omega$  resistor in series with this output for short circuit protection.



**Figure 8. Phase Comparator Conversion Gain,  $K_d$ , versus Input Amplitude**

# XR-215




Figure 9. Typical Frequency Sweep Characteristics as a Function of Applied Sweep Voltage

(Note:  $V_{SO} = V_{CC} - 5V =$  Open Circuit Voltage at pin 12)




Figure 10. XR-215 Op Amp Frequency Response

## VCO Sweep Input (Pin 12)

The VCO Frequency can be swept over a broad range by applying an analog sweep voltage,  $V_S$ , to pin 12 (see Figure 9). The impedance level looking into the sweep input is approximately  $50\Omega$ . Therefore, for sweep applications, a current limiting resistor,  $R_S$ , should be connected in series with this terminal. Typical sweep characteristics of the circuit are shown in Figure 9. The VCO temperature dependence is minimum when the sweep input is not used.

**CAUTION:** For safe operation of the circuit, the maximum current,  $I_S$ , drawn from the sweep terminal should be limited to 5mA or less under all operating conditions.

**ON-OFF KEYING:** With pin 10 open circuited, the VCO can be keyed off by applying a positive voltage pulse to the sweep input terminal. With  $R_S = 2\text{ k}\Omega$ , oscillations will stop if the applied potential at pin 12 is raised 3 volts above its open-circuit value. When sweep, sync, or on-off keying functions are not used,  $R_S$  should be left open circuited.




Figure 11. Explanation of VCO Range-Select Controls

## Range-Select (Pin 10)

The frequency range of the XR-215 can be extended by connecting an external resistor,  $R_X$ , between pins 9 and 10. With reference to Figure 11, the operation of the range-select terminal can be explained as follows: The VCO frequency is proportional to the sum of currents  $I_1$  and  $I_2$  through transistors  $T_1$  and  $T_2$  on the monolithic chip. These transistors are biased from a fixed internal reference. The current  $I_1$  is set internally, whereas  $I_2$  is set by the external resistor  $R_X$ . Thus, at any  $C_0$  setting, the VCO frequency can be expressed as:

$$f_o = f_1 \left( 1 + \frac{0.6}{R_X} \right)$$

where  $f_1$  is the frequency with pin 10 open circuited and  $R_X$  is in  $\text{k}\Omega$ . External resistor  $R_X (= 750\Omega)$  is recommended for operation at frequencies in excess of 5MHz.

The range select terminal can also be used for fine tuning the VCO frequency, by varying the value of  $R_X$ . Similarly, the VCO frequency can be changed in discrete steps by switching in different values of  $R_X$  between pins 9 and 10.

## Digital Programming

Using the range select control, the VCO frequency can be stepped in a binary manner, by applying a logic signal to pin 10, as shown in Figure 11. For high level logic inputs, transistor  $T_2$  is turned off, and  $R_X$  is effectively switched out of the circuit. Using the digital programming capability, the XR-215 can be time-multiplexed between two separate input frequencies, as shown in Figures 18 and 19.

## Amplifier Input (Pin 1)

This pin provides the inverting input for the operational amplifier section. Normally it is connected to pin 2 through a 10 k $\Omega$  external resistor (see Figure 2 or 3).

## Amplifier Output (Pin 8)

This pin is used as the output terminal for FM or FSK demodulation. The amplifier gain is determined by the external feedback resistor,  $R_F$ , connected between pins 1 and 8. Frequency response characteristics of the amplifier section are shown in Figure 10.

## Amplifier Compensation (Pin 7)

The operational amplifier can be compensated by a single 300 pF capacitor from pin 7 to ground. (See Figure 10).

## BASIC PHASE-LOCKED LOOP OPERATION

### Principle of Operation

The phase-locked loop (PLL) is a unique and versatile circuit technique which provides frequency selective tuning and filtering without the need for coils or inductors. As shown in Figure 12, the PLL is a feedback system comprised of three basic functional blocks: phase comparator, low-pass filter and voltage-controlled oscillator (VCO). The basic principle of operation of a PLL can be briefly explained as follows: with no input signal applied to the system, the error voltage  $V_e$ , is equal to zero. The VCO operates at a set frequency,  $f_0$ , which is known as the "free-running" frequency. If an input signal is applied to the system,

the phase comparator compares the phase and frequency of the input signal with the VCO frequency and generates an error voltage,  $V_e(t)$ , that is related to the phase and frequency difference between the two signals. This error voltage is then filtered and applied to the control terminal of the VCO. If the input frequency,  $f_s$ , is sufficiently close to  $f_0$ , the feedback nature of the PLL causes the VCO to synchronize or "lock" with the incoming signal. Once in lock, the VCO frequency is identical to the input signal, except for a finite phase difference.

### A Linearized Model for PLL

When the PLL is in lock, it can be approximated by the linear feedback system shown in Figure 13.  $\theta_s$  and  $\theta_o$  are the respective phase angles associated with the input signal and the VCO output,  $F(s)$  is the low-pass filter response in frequency domain, and  $K_d$  and  $K_o$  are the conversion gains associated with the phase comparator and VCO sections of the PLL.

## DEFINITION OF XR-215 PARAMETERS FOR PLL APPLICATIONS

### VCO Free-Running Frequency, $f_0$

The VCO frequency with no input signal. It is determined by selection of  $C_0$  across pins 13 and 14 and can be increased by connecting an external resistor  $R_X$  between pins 9 and 10. It can be approximated as:

$$f_0 \approx \frac{220}{C_0} \left( 1 + \frac{0.6}{R_X} \right)$$

where  $C_0$  is in  $\mu\text{F}$  and  $R_X$  is in k $\Omega$ . (See Figure 7).





Figure 12. Block Diagram of a Phase-Locked Loop

# XR-215



**Figure 13. Linearized Model of a PLL as a Negative Feedback System**

### Phase Comparator Gain $K_d$

The output voltage from the phase comparator per radian of phase difference at the phase comparator inputs (pins 4 and 6). The units are volts/radians.

### VCO Conversion Gain $K_o$

The VCO voltage-to-frequency conversion gain is determined by the choice of timing capacitor  $C_o$  and gain control resistor,  $R_o$  connected externally across pins 11 and 12. It can be expressed as

$$K_o = \frac{700}{C_o R_o} \quad (\text{radians/sec)/volt}$$

where  $C_o$  is in  $\mu\text{F}$  and  $R_o$  is in  $\text{k}\Omega$ . For most applications, recommended values for  $R_o$  range from  $1\text{k}\Omega$  to  $10\text{k}\Omega$ .

### Lock Range ( $\Delta\omega_L$ )

The range of frequencies in the vicinity of  $f_o$ , over which the PLL can maintain lock with an input signal. It is also known as the "tracking" or "holding" range. If saturation or limiting does not occur, the lock range is equal to the loop gain, i.e.  $\Delta\omega_L = K_T = K_d K_o$ .

### Capture Range ( $\Delta\omega_C$ )

The band of frequencies in the vicinity of  $f_o$  where the PLL can establish or acquire lock with an input signal. It is also known as the "acquisition" range. It is always smaller than the lock range and is related to the low-pass filter bandwidth. It can be approximated by a parametric equation of the form:

$$\Delta\omega_C \approx \Delta\omega_L |F(j\Delta\omega_C)|$$

where  $|F(j\Delta\omega_C)|$  is the low-pass filter magnitude response at  $\omega = \Delta\omega_C$ . For a simple lag filter, it can be expressed as:

$$\Delta\omega_C \approx \sqrt{\frac{\Delta\omega_L}{T_1}}$$

where  $T_1$  is the filter time constant.

### Amplifier Gain $A_V$


The voltage gain of the amplifier section is determined by feedback resistors  $R_F$  and  $R_p$  between pins (8,1) and (2,1) respectively. (See Figures 2 and 3). It is given by:

$$A_V \approx \frac{-R_F}{R_1 + R_p}$$

where  $R_1$  is the  $6\text{k}\Omega$  internal impedance at pin 2, and  $R_p$  is the external resistor between pins 1 and 2.

### Low-Pass Filter

The low-pass filter section is formed by connecting an external capacitor or RC network across terminals 2 and 3. The low-pass filter components can be connected either between pins 2 and 3 or, from each pin to ground. Typical filter configurations and corresponding filter transfer functions are shown in Figure 14 where  $R_1$  ( $6\text{k}\Omega$ ) is the internal impedance at pins 2 and 3. It should be noted that the rejection of the low pass filter decreases above  $2\text{MHz}$  when the capacitor is tied from Pin 2 to 3.



**Figure 14.**

## APPLICATIONS INFORMATION

### FM Demodulation

Figure 15 shows the external circuit connections to the XR-215 for frequency-selective FM demodulation. The choice of  $C_0$  is determined by the FM carrier frequency (see Figure 7). The low-pass filter capacitor  $C_1$  is determined by the selectivity requirements. For carrier frequencies of 1 to 10MHz,  $C_1$  is in the range of  $10 C_0$  to  $30 C_0$ . The feedback resistor  $R_F$  can be used as a "volume-control" adjustment to set the amplitude of the demodulated output. The demodulated output amplitude is proportional to the FM deviation and to resistors  $R_0$  and  $R_F$ . For  $\pm 1\%$  FM deviation it can be approximated as:

$$V_{OUT} \approx R_0 R_F \left( 1 + \frac{0.6}{R_X} \right) \text{ mV, rms}$$




Figure 15. Circuit Connection for FM Demodulation

The damping factor can be calculated by using

$$\zeta = 1/2 \left( \frac{K_0 K_d}{\tau_1} \right)^{1/2} \cdot \tau_2 + \left( \frac{1}{K_0 K_d} \right)$$

where all resistors are in  $k\Omega$  and  $R_X$  is the range extension resistor connected across pins 9 and 10. For circuit operation below 5MHz,  $R_X$  can be open circuited. For operation above 5MHz,  $R_X \approx 750\Omega$  is recommended.

Typical output signal/noise ratio and harmonic distortion are shown in Figures 16 and 17 as a function of FM deviation, for the component values shown in Figure 4.

### Multi-Channel Demodulation

The ac digital programming capability of the XR-215 allows a single circuit be time-shared or multiplexed between two information channels, and thereby selectively demodulate two separate carrier frequencies. Figure 18 shows a practical circuit configuration for time- multiplexing the XR-215 between two FM channels, at 1MHz and 1.1MHz respectively. The channel-select logic signal is applied to pin 10, as shown in Figure 18 with both input channels simultaneously present at the PLL input (pin 4). Figure 19 shows the demodulated output as a function of the channel-select pulse where the two inputs have sinusoidal and triangular FM modulation respectively.




Figure 16. Output Signal/Noise Ratio as a Function of FM Deviation




Figure 17. Output Distortion as a Function of FM Deviation



# XR-215




Figure 18. Time-Multiplexing XR-215 Between Two Simultaneous FM Channels




Figure 19. Demodulated Output Waveforms for Time-Multiplexed Operation

Top: Demodulated Output  
 Sinewave — Channel 1  
 Triangle Wave — Channel 2

Bottom: Channel Select  
 Pulse

## FSK Demodulation

Figure 20 contains a typical circuit connection for FSK demodulation. When the input frequency is shifted, corresponding to a data bit, the dc voltage at the phase comparator outputs (pins 2 and 3) also reverses polarity. The operational amplifier section is connected as a comparator, and converts the dc level shift to a binary output pulse. One of the phase comparator outputs (pin 3) is ac grounded and serves as the bias reference for the operational amplifier section. Capacitor  $C_1$  serves as the PLL loop filter, and  $C_2$  and  $C_3$  as post-detection filters. Range select resistor,  $R_X$ , can be used as a fine-tune adjustment to set the VCO frequency.

Typical component values for 300 baud and 1200 baud operation are listed below:

OPERATING CONDITIONS	TYPICAL COMPONENT VALUES
300 Baud	
Low Band: $f_1 = 1070\text{Hz}$	$R_0 = 5\text{k}\Omega$ , $C_0 = 0.17\mu\text{F}$
$f_2 = 1270\text{Hz}$	$C_1 = C_2 = 0.047\mu\text{F}$ , $C_3 = 0.033\mu\text{F}$
High Band: $f_1 = 2025\text{Hz}$	$R_0 = 8\text{k}\Omega$ , $C_0 = 0.1\mu\text{F}$
$f_2 = 2225\text{Hz}$	$C_1 = C_2 = C_3 = 0.033\mu\text{F}$
1200 Baud	$R_0 = 2\text{k}\Omega$ , $C_0 = 0.12\mu\text{F}$
$f_1 = 1200\text{Hz}$	$C_1 = C_3 = 0.003\mu\text{F}$
$f_2 = 2200\text{Hz}$	$C_2 = 0.01\mu\text{F}$

Note that for 300 Baud operation the circuit can be time-multiplexed between high and low bands by switching the external resistor  $R_X$  in and out of the circuit with a control signal, as shown in Figure 11.

## FSK Generation

The digital programming capability of the XR-215 can be used for FSK generation. A typical circuit connection for this application is shown in Figure 21. The VCO frequency can be shifted between the mark ( $f_2$ ) and space ( $f_1$ ) frequencies by applying a logic pulse to pin 10. The circuit can provide two separate FSK outputs: a low level ( $2.5 V_{p-p}$ ) output at pin 15 or a high amplitude ( $10 V_{p-p}$ ) output at pin 8. The output at each of these terminals is a symmetrical squarewave with a typical second harmonic content of less than 0.3%.




Figure 20. Circuit Connection for FSK




Figure 21. Circuit Connection For FSK Generation

**Frequency Synthesis**

In frequency synthesis applications, a programmable counter or divide-by-N circuit is connected between the VCO output (pin 15) and one of the phase detector inputs (pins 4 or 6), as shown in Figure 22. The principle of operation of the circuit can be briefly




Figure 22. Circuit Connection For Frequency Synthesis

explained as follows: The counter divides down the oscillator frequency by the programmable divider modulus, N. Thus, when the entire system is phase-locked to an input signal at frequency,  $f_s$ , the oscillator output at pin 15 is at a frequency ( $Nf_s$ ), where N is the divider modulus. By proper choice of the divider

modulus, a large number of discrete frequencies can be synthesized from a given reference frequency. The low-pass filter capacitor  $C_1$  is normally chosen to provide a cut-off frequency equal to 0.1% to 2% of the signal frequency,  $f_s$ .

The circuit was designed to operate with commercially available monolithic programmable counter circuits using TTL logic, such as MC4016, SN5493 or equivalent. The digital or analog tuning characteristics of the VCO can be used to extend the available range of frequencies of the system, for a given setting of the timing capacitor  $C_0$ .

Typical input and output waveforms for  $N = 16$  operation with  $f_s = 100\text{kHz}$  and  $f_o = 1.6\text{MHz}$  are shown in Figure 23.




Figure 23. Typical Input/Output Waveforms for  $N=16$   
 Top: Input (100kHz)  
 Bottom: VCO Output (1.6MHz)  
 Vertical Scale 1 V/cm

**Tracking Filter/Discriminator**

The wide tracking range of the XR-215 allows the system to track an input signal over a 3:1 frequency range, centered about the VCO free running frequency. The tracking range is maximum when the binary range select (pin 10) is open circuited. The circuit connections for this application are shown in Figure 24. Typical tracking range for a given input signal amplitude is shown in Figure 25. Recommended

# XR-215

values of external components are:  $1\text{k}\Omega < R_0 < 4\text{k}\Omega$  and  $30 C_0 < C_1 < 300 C_0$  where the timing capacitor  $C_0$  is determined by the center frequency requirements (see Figure 7).




Figure 24. Circuit Connection For Tracking Filter Applications

The phase-comparator output voltage is a linear measure of the VCO frequency deviation from its free-running value. The amplifier section, therefore, can be used to provide a filtered and amplified version of the loop error voltage. In this case, the dc output level at pin 15 can be adjusted to be directly proportional to the difference between the VCO free-running frequency,  $f_0$ , and the input signal,  $f_s$ . The entire system can operate as a "linear discriminator" or analog "frequency-meter" over a 3:1 change of input frequency. The discriminator gain can be adjusted by proper choice of  $R_0$  or  $R_F$ . For the test circuit of Figure 24, the discriminator output is approximately  $(0.7 R_0 R_F)$  mV per % of frequency deviation where  $R_0$  and  $R_F$  are in  $\text{k}\Omega$ . Output non-linearity is typically less than 1% for frequency deviations up to  $\pm 15\%$ . Figure 27 shows the normalized output characteristics as a function of input frequency, with  $R_0 = 2\text{k}\Omega$  and  $R_F = 36\text{k}\Omega$ .

## Crystal-Controlled PLL

The XR-215 can be operated as a crystal-controlled phase-locked loop by replacing the timing capacitor with a crystal. A circuit connection for this application is shown in Figure 27. Normally a small tuning capacitor ( $\approx 30\text{ pF}$ ) is required in series with the crystal to set the crystal frequency. For this application the crystal should be operated in its fundamental mode. Typical pull-in range of the circuits is  $11\text{ kHz}$  at  $10\text{ MHz}$ . There is some distortion on the demodulated output.




Figure 25. Tracking Range vs Input Amplitude (Pin 10 Open Circuited)




Figure 26. Typical Discriminator Output Characteristics for Tracking Filter Application




Figure 27. Typical Circuit Connection for Crystal Controlled Clock Recovery.