




Process 96

N-Channel Monolithic Dual JFET



TL/G/10035-53

DESCRIPTION

Process 96 is a monolithic dual JFET with a diode isolated substrate. It is intended for wide band, low noise, single ended video amplifier input stages. Also ideal for matched voltage variable resistor applications over 60 dB tracking range.

Electrical Characteristics ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
BV_{GSS}	Gate-Source Breakdown Voltage	$V_{\text{DS}} = 0\text{V}, I_{\text{G}} = -1\ \mu\text{A}$	-40	-55		V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}$	5.0	15	30	mA
g_{fs}	Forward Transconductance	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}$	9.0	18	30	mmhos
g_{fs}	Forward Transconductance	$V_{\text{DG}} = 15\text{V}, I_{\text{D}} = 2\ \text{mA}$	7.5	9.0		mmhos
g_{os}	Output Conductance	$V_{\text{DG}} = 15\text{V}, I_{\text{D}} = 2\ \text{mA}$		15	45	μmhos
$V_{\text{GS(OFF)}}$	Pinch Off Voltage	$V_{\text{DS}} = 15\text{V}, I_{\text{D}} = 1\ \text{nA}$	-0.5	-1.8	-3.0	V
$r_{\text{DS(ON)}}$	ON Resistance	$V_{\text{DS}} = 100\ \text{mV}, V_{\text{GS}} = 0\text{V}$	35	70	120	Ω
I_{GSS}	Gate Current	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-8.0	-100	pA
I_{G}	Gate Current	$V_{\text{DG}} = 15\text{V}, I_{\text{D}} = 2\ \text{mA}$		15	200	pA
e_n	Noise Voltage	$V_{\text{DG}} = 15\text{V}, I_{\text{D}} = 2\ \text{mA}, f = 100\ \text{Hz}$		4.5	10	$\text{nV}/\sqrt{\text{Hz}}$
C_{rs}	Feedback Capacitance	$V_{\text{DG}} = 15\text{V}, I_{\text{D}} = 2\ \text{mA}, f = 1\ \text{MHz}$		2.5	3.0	pF
C_{is}	Input Capacitance	$V_{\text{DG}} = 15\text{V}, I_{\text{D}} = 2\ \text{mA}, f = 1\ \text{MHz}$		10	12	pF
$ V_{\text{GS1}} - V_{\text{GS2}} $	Differential Voltage	$V_{\text{DG}} = 15\text{V}, I_{\text{D}} = 2\ \text{mA}$		8.0	25	mV
$\Delta V_{\text{GS1}} - V_{\text{GS2}}$	Differential Voltage Drift	$V_{\text{DG}} = 15\text{V}, I_{\text{D}} = 2\ \text{mA}$		9.0	50	$\mu\text{V}/^\circ\text{C}$
CMRR	Common-Mode Rejection	$V_{\text{DG}} = 15\text{V}, I_{\text{D}} = 2\ \text{mA}$	76	95		dB

This process is available in the following device types. *Denotes preferred parts.













TO-71 (NS Package 12)**8-Pin DIP (NS Package 67)**




- *2N5564 *NPD5564
- *2N5565 *NPD5565
- *2N5566 *NPD5566

Pin	67
1	S1
2	D1
3	NC
4	G1
5	S2
6	D2
7	NC
8	G2

Note: SO-8 to be announced.

Process 96





TL/G/10035-55